Commit Graph

24 Commits

Author SHA1 Message Date
4767a7addc Updated progress on README 2023-11-06 08:18:19 +00:00
5feee9de57 Added support to the build system for synthesising, place and routing, serialising and uploading the design to a Lattice ECP5 OrangeCrab FPGA 2023-11-02 00:29:14 +00:00
cfed0b4117 Made the temporary logo a bit more centered. Also removed an incorrect line in README 2023-10-24 01:08:13 +01:00
8d3b54b812 Small change from when I last worked on this and an update to the versions on the README 2023-10-21 18:38:50 +01:00
79d598fc64 Changed slogan and cleaned up some small pieces of code 2023-05-23 16:18:33 +01:00
aca3357cda Fixed README formatting error 2023-05-16 14:06:17 +01:00
97912b1a29 Fixed bug found by icarus verilog and added outdated notice to README 2023-05-16 13:59:16 +01:00
fe0426a77b Made execute unit run in parallel with everything else. Still not parallel for most of the time though 2023-05-13 06:51:35 +01:00
539fb8416b Fixed copyright notices, did some major cleanup and bumped README's versions 2023-05-11 16:28:10 +01:00
88a47cc4a9 Slight change in REAMDE's wording 2023-05-04 03:47:25 +01:00
133bd33a9c Added definition of the version names to README 2023-05-04 03:43:44 +01:00
c25d2eaf19 Added a high level state diagram of the processor 2023-03-21 12:38:35 +00:00
d93c92c005 Slight adjustment to README 2023-03-06 21:57:36 +00:00
e8b84a38b6 Updated README.md about verilator 2023-03-05 06:37:07 +00:00
e1bb98c0f0 Updated toolchain versions and run project through aspell 2023-03-03 06:54:33 +00:00
e2e9a92832 Cleaned the decoder a bit and laid down some of the groundwork for microcode 2023-02-19 16:22:23 +00:00
e6c9c722e3 Run the project through aspell and tweaked the README 2023-02-19 00:52:52 +00:00
fd4a9b5442 Fixed register addressing bug, mem read endianness, cleaned up code and added a provisional project logo 2023-02-19 00:20:53 +00:00
ded47555a5 Improved build system and project directory structure 2023-02-16 01:52:02 +00:00
5e0c990394 It is Turing complete! Running the Mandelbrot renderer with the brainfuck interpreter. Improved addressing modes and added CMP immediate with register instruction 2023-02-15 03:54:12 +00:00
7c1067088c Properly licensed the project and run it through aspell 2023-02-13 16:49:17 +00:00
d7eb4f36c0 Wrote very basic brainfuck interpreter in 8086 asm to work on making it run and prove Turing completeness 2023-02-11 01:12:54 +00:00
57b159bce3 Wrote a README 2023-02-10 13:27:15 +00:00
f94a0e9bb3 Initial commit 2023-02-08 08:38:10 +00:00