- https://efthimiskritikos.com/
- Joined on
2023-02-04
Block a user
be31d74f74
Fixed warning about standards compliance
a166efec9c
Moved clock generator to the testbench
c3a2f5eb01
Added primitive decode stage, improved state handling and fixed CIR register
76572a39ad
Fix documentation
5371caa3bb
Implemented a basic Instruction Fetch stage and added some examples in the 8086 doc
08bf5d3031
Cleaned up and added opcode examples in the 8086 doc
139ec3c0c0
Standardised indentation
61a403271c
Added ROM, address and data buses and primitive program counter
a13ffe57b6
Fixed VPP typo. should be VVP
d8f6c595a2
Added clock and gtkwave integration
Efthimis
created branch master in Efthimis/COMS30046_2022_TB-2_playground
2023-02-06 15:46:41 +00:00
a0c2413b85
First try at the Verilog VPI
9b350ec117
Wrote my first verilog project ( a multiplexer ) with a testbench and added a .gitignore
fb8208ef55
Dipping my toes into verilog development