2023-02-19 00:52:52 +00:00
|
|
|
<img width="186" height="70" style=" margin: 10px 0px 10px 10px;" alt="9086 logo" src="readme_files/9086_design1.svg">
|
2023-02-19 00:20:53 +00:00
|
|
|
|
2023-02-08 08:38:10 +00:00
|
|
|
|
2023-02-10 13:27:15 +00:00
|
|
|
A CPU that aims to be binary compatible with the 8086 and with as many optimisations as possible
|
|
|
|
|
|
|
|
|
|
### Progress
|
|
|
|
|
* [X] Executing code
|
2023-02-15 03:53:05 +00:00
|
|
|
* [X] Is Turing complete
|
2023-02-13 16:49:17 +00:00
|
|
|
* [ ] Can boot up MS-DOS / FreeDOS
|
2023-02-10 13:27:15 +00:00
|
|
|
* [ ] Is completely binary compatible
|
|
|
|
|
* [ ] Is pipelined
|
|
|
|
|
* [ ] Is Out of Order
|
|
|
|
|
* [ ] Is superscalar
|
2023-02-19 16:22:23 +00:00
|
|
|
* [ ] Has been successfully synthesized
|
2023-02-10 13:27:15 +00:00
|
|
|
|
2023-02-19 00:52:52 +00:00
|
|
|
### Simulating it
|
2023-03-05 06:37:07 +00:00
|
|
|
Both Verilator and Icarus Verilog can be used for simulation. You can select which one you want with the SIM variable on [common.mk](./common.mk)
|
|
|
|
|
Specifically this list shows the software needed and the versions used during development
|
2023-02-10 13:27:15 +00:00
|
|
|
|
2023-03-05 06:37:07 +00:00
|
|
|
* Icarus Verilog version 11.0 (stable) OR **(preferred)** Verilator 5.006
|
|
|
|
|
* bin86 : 0.16.21
|
|
|
|
|
* GNU Make : 4.4.1
|
|
|
|
|
* xxd : 2022-01-14
|
|
|
|
|
* GNU coreutils : 9.1
|
2023-02-10 13:27:15 +00:00
|
|
|
|
2023-03-05 06:37:07 +00:00
|
|
|
After that you can run `make` on the top level directory and it should build everything and start the simulation
|
2023-02-13 16:49:17 +00:00
|
|
|
|
|
|
|
|
### License
|
|
|
|
|
All parts of this project are licensed under the GNU General Public License version 3 or later
|
