9086/README.md

33 lines
1.2 KiB
Markdown
Raw Normal View History

<img width="186" height="70" style=" margin: 10px 0px 10px 10px;" alt="9086 logo" src="readme_files/9086_design1.svg">
2023-02-08 08:38:10 +00:00
2023-02-10 13:27:15 +00:00
A CPU that aims to be binary compatible with the 8086 and with as many optimisations as possible
### Progress
* [X] Executing code
* [X] Is Turing complete
* [ ] Can boot up MS-DOS / FreeDOS
2023-02-10 13:27:15 +00:00
* [ ] Is completely binary compatible
* [ ] Is pipelined
* [ ] Is Out of Order
* [ ] Is superscalar
* [ ] Has been successfully synthesized
2023-02-10 13:27:15 +00:00
### Simulating it
2023-03-05 06:37:07 +00:00
Both Verilator and Icarus Verilog can be used for simulation. You can select which one you want with the SIM variable on [common.mk](./common.mk)
2023-03-06 21:57:36 +00:00
Specifically this list shows the software needed and the versions used during development (other versions should work as well)
2023-02-10 13:27:15 +00:00
2023-03-06 21:57:36 +00:00
* Icarus Verilog : version 11.0 OR **(preferred)** Verilator : 5.006
2023-03-05 06:37:07 +00:00
* bin86 : 0.16.21
* GNU Make : 4.4.1
* xxd : 2022-01-14
2023-03-06 21:57:36 +00:00
* POSIX coreutils : GNU coreutils 9.1
2023-02-10 13:27:15 +00:00
2023-03-05 06:37:07 +00:00
After that you can run `make` on the top level directory and it should build everything and start the simulation
### High level design overview
<img width="700" style=" margin: 10px 0px 10px 10px;" alt="9086 logo" src="readme_files/9086_overview.svg">
### License
All parts of this project are licensed under the GNU General Public License version 3 or later