(Tim) Efthimis Kritikos Efthimis
0 Followers · 0 Following
Repositories
5
 Projects Packages Public Activity Starred Repositories
Efthimis pushed to master at Efthimis/9086 2023-11-04 15:33:24 +00:00
aa9b7c0a50 Removed more "conflicting driver" issues with yet more performance penalties...
Efthimis pushed to master at Efthimis/9086 2023-11-04 11:04:09 +00:00
df2975fa09 Fixed a lot of "conflicting driver" issues but I had to roll back an optimisation
Efthimis pushed to master at Efthimis/9086 2023-11-04 08:30:32 +00:00
c7ddf3fa9e More small fixes
Efthimis pushed to master at Efthimis/9086 2023-11-04 08:08:30 +00:00
694f708a32 Fixed some relatively low hanging fruit
Efthimis pushed to master at Efthimis/9086 2023-11-04 06:59:58 +00:00
85bdf9f87e Fixed some relatively low hanging fruit in regards to synthesisability
Efthimis pushed to master at Efthimis/9086 2023-11-02 23:45:38 +00:00
934e2f5a36 Fixed a bunch of things wrong with fpga_top.v and gated off some more simulation-only code
Efthimis pushed to master at Efthimis/9086 2023-11-02 22:18:45 +00:00
08aac5c7b6 Removed some code that wasn't meant for synthesis and fixed important bug in Makefile
Efthimis pushed to master at Efthimis/9086 2023-11-02 21:59:35 +00:00
601397b7f0 Properly added fpga_top.v stuff in the build system and fixed some syntax errors
Efthimis pushed to master at Efthimis/9086 2023-11-02 21:47:44 +00:00
43f3e16ca4 Removed all instances of inout since from what i understand it's mostly synthesisable
Efthimis pushed to master at Efthimis/9086 2023-11-02 20:39:37 +00:00
36bf8f9c7a Added OrangeCrab board-specific code to connect the cpu to the outside world
Efthimis pushed to master at Efthimis/9086 2023-11-02 00:28:43 +00:00
5feee9de57 Added support to the build system for synthesising, place and routing, serialising and uploading the design to a Lattice ECP5 OrangeCrab FPGA
Efthimis pushed to master at Efthimis/9086 2023-11-02 00:28:16 +00:00
Efthimis pushed to master at Efthimis/9086 2023-11-02 00:23:11 +00:00
6b9d0c49fb Added support for synthesising, place and routing, serialising and uploading the design on to a Lattice ECP5 OrangeCrab FPGA
Efthimis pushed to master at Efthimis/Testing 2023-11-02 00:11:14 +00:00
440b55f4d0 Test
Efthimis pushed to master at Efthimis/Testing 2023-11-02 00:10:40 +00:00
83aeab6c4e Test
Efthimis pushed to master at Efthimis/Testing 2023-11-02 00:09:13 +00:00
e32ed7573b Test
Efthimis pushed to master at Efthimis/Testing 2023-11-01 23:59:54 +00:00
127865f343 test
Efthimis pushed to master at Efthimis/Testing 2023-11-01 23:59:09 +00:00
f7a9d9129c test
Efthimis pushed to master at Efthimis/Testing 2023-11-01 23:58:31 +00:00
62c6a8823c test
Efthimis pushed to master at Efthimis/Testing 2023-11-01 23:58:00 +00:00
f3025ff7b2 test