COMS30046_2022_TB-2_playground/verilog_iverilog/VPI_example/hello.v

10 lines
83 B
Verilog

module main;
integer val;
initial begin
val = 41;
$hello(val);
end
endmodule