COMS30046_2022_TB-2_playground/verilog_iverilog/multiplexer/multiplexer.v

9 lines
99 B
Coq

module multiplexer(A,B,X,out1);
input A,B,X;
output out1;
assign out1 = (~X&A)|(B&X);
endmodule