|
|
be402aa8f7
|
Project: updated copyright notices and README and fixed a few spelling mistakes
|
2024-02-10 15:52:13 +00:00 |
|
|
|
533f346f9b
|
Build system: Added the ability to simulate an FPGA SoC and fixed all the warning verilator gave of the code previously used only for synthesis.
|
2023-12-07 16:39:04 +00:00 |
|
|
|
0eecfdcf40
|
Tools/Gen_litedram: Major improvements and cleanup including work in ensuring it is reproducible
|
2023-12-04 21:36:48 +00:00 |
|
|
|
63ea29e399
|
Peripherals/Memory: Added support for the litedram DDR memory controller, created a new memory map and updated all relevant code and files including the addition of rudimentary wait state support for the cpu (BIU)
|
2023-12-03 19:24:39 +00:00 |
|
