Commit Graph

71 Commits

Author SHA1 Message Date
19fcf11f63 Still hadn't added all files from the assembler commit. Also fixed .gitignore 2023-02-10 13:32:51 +00:00
57b159bce3 Wrote a README 2023-02-10 13:27:15 +00:00
2595dc1b6c Hadn't added all files to previous commit 2023-02-10 13:26:23 +00:00
4638346f85 Made Makefile assemble code instead of having hand written bytecode 2023-02-10 12:37:00 +00:00
39f55aa6c3 Added unaligned access for instructions and data and fixed register file access 2023-02-10 12:02:20 +00:00
185efe9d85 Improved execution state logic, cleaned up code and fixed register file output enable 2023-02-10 01:45:27 +00:00
a5571fda12 Added a very basic execution stage, registers and a very crude adder for ALU. It finally executes instructions! 2023-02-09 20:17:15 +00:00
f10d785f95 Fixed dependency misconfiguration in Makefile 2023-02-09 17:03:13 +00:00
be31d74f74 Fixed warning about standards compliance 2023-02-09 14:55:24 +00:00
a166efec9c Moved clock generator to the testbench 2023-02-09 14:51:50 +00:00
c3a2f5eb01 Added primitive decode stage, improved state handling and fixed CIR register 2023-02-09 14:46:21 +00:00
76572a39ad Fix documentation 2023-02-09 09:43:13 +00:00
5371caa3bb Implemented a basic Instruction Fetch stage and added some examples in the 8086 doc 2023-02-08 23:59:06 +00:00
08bf5d3031 Cleaned up and added opcode examples in the 8086 doc 2023-02-08 23:04:55 +00:00
eefea44673 Removed erroneous backup file 2023-02-08 20:55:49 +00:00
361d98b7e6 Added some documentation for the 8086 opcodes 2023-02-08 20:52:17 +00:00
139ec3c0c0 Standardised indentation 2023-02-08 12:09:21 +00:00
61a403271c Added ROM, address and data buses and primitive program counter 2023-02-08 11:57:22 +00:00
bc2ef977d8 Improved state logic 2023-02-08 09:36:32 +00:00
f9393cb69f Basic start for the control block 2023-02-08 09:18:00 +00:00
f94a0e9bb3 Initial commit 2023-02-08 08:38:10 +00:00