1 Commits

Author	SHA1	Message	Date
(Tim) Efthimis Kritikos	533f346f9b	Build system: Added the ability to simulate an FPGA SoC and fixed all the warning verilator gave of the code previously used only for synthesis.	2023-12-07 16:39:04 +00:00