71 lines
2.3 KiB
Verilog
71 lines
2.3 KiB
Verilog
/* memory.v - implementation of memory external to the 9086 CPU for testing purposes
|
|
|
|
This file is part of the 9086 project.
|
|
|
|
Copyright (c) 2023 Efthymios Kritikos
|
|
|
|
This program is free software: you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation, either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
/* This warning is because we don't use the full address bus. */
|
|
/* verilator lint_off UNUSEDSIGNAL */
|
|
module doublemem(input [19:0] address,output [15:0] cpu_read_data ,input [15:0] cpu_write_data,input rd,input wr,input BHE,input cs);
|
|
/* verilator lint_on UNUSEDSIGNAL */
|
|
|
|
reg [15:0] memory [0:`BUILTIN_RAM];
|
|
|
|
initial begin
|
|
`ifndef YOSYS
|
|
string boot_code;
|
|
if(!$value$plusargs("BOOT_CODE=%s",boot_code))begin
|
|
$display("No boot code specified. Please add +BOOT_CODE=<path> to your vvp args");
|
|
$finish;
|
|
end
|
|
$readmemh(boot_code, memory,0,`BUILTIN_RAM-1);
|
|
`else
|
|
//TODO: don't have it hard coded
|
|
$readmemh("../boot_code/colored_led.txt", memory,0,`BUILTIN_RAM-1);
|
|
`endif
|
|
|
|
`ifdef NOT_FULL
|
|
jump_mem[0]=16'hB800;
|
|
jump_mem[1]=16'h01ff;
|
|
jump_mem[2]=16'hE000;
|
|
`endif
|
|
end
|
|
|
|
`ifndef NOT_FULL
|
|
assign cpu_read_data[7:0] = !address[0:0] & !rd & !cs ? memory[address[16:1]][15:8] : 8'hz;
|
|
|
|
assign cpu_read_data[15:8] = !BHE & !rd & !cs ? memory[address[16:1]][7:0] : 8'hz;
|
|
`else
|
|
|
|
reg[15:0] jump_mem [0:4'h7];
|
|
|
|
assign cpu_read_data[7:0] = !address[0:0] & !rd & !cs ? (address[15:4]==12'b111111111111 ? jump_mem[address[3:1]][15:8]:memory[address[16:1]][15:8]) : 8'hz;
|
|
|
|
assign cpu_read_data[15:8] = !BHE & !rd & !cs ? (address[15:4]==12'b111111111111 ? jump_mem[address[3:1]][7:0]:memory[address[16:1]][7:0]) : 8'hz;
|
|
|
|
`endif
|
|
|
|
always @(negedge wr) begin
|
|
if( cs == 0 ) begin
|
|
if(BHE==0)
|
|
memory[address[16:1]][7:0]<=cpu_write_data[15:8];
|
|
if(address[0]==0)
|
|
memory[address[16:1]][15:8]<=cpu_write_data[7:0];
|
|
end
|
|
end
|
|
|
|
endmodule
|