Efthimis/9086
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases 1 Wiki Activity
A CPU that aims to be binary compatible with the 8086 ISA, focused on optimisation and flexibility.
77 Commits 2 Branches 4 Tags 1.8 MiB
Verilog 66.9%
Makefile 9.9%
Assembly 9.4%
Shell 6.9%
Brainfuck 5.9%
Other 1%
8070d4e58a
Go to file
(Tim) Efthimis Kritikos 8070d4e58a Improved build system's handling of verilator
2023-03-05 23:11:18 +00:00
boot_code Wrote a more complete testbench for verilator, switched from lx2 to fst and fixed cpu clock frequency calculation 2023-03-05 00:10:55 +00:00
readme_files Fixed register addressing bug, mem read endianness, cleaned up code and added a provisional project logo 2023-02-19 00:20:53 +00:00
system Improved build system's handling of verilator 2023-03-05 23:11:18 +00:00
.gitignore Wrote a more complete testbench for verilator, switched from lx2 to fst and fixed cpu clock frequency calculation 2023-03-05 00:10:55 +00:00
8086_documentation.md Overhauled cpu frontend. Made memory byte addressable (necessary), cleaned up state machine and fixed small bug with MOV 2023-03-03 06:29:06 +00:00
common.mk Improved build system's handling of verilator 2023-03-05 23:11:18 +00:00
COPYING Properly licensed the project and run it through aspell 2023-02-13 16:49:17 +00:00
gtkwave_savefile.gtkw Wrote a more complete testbench for verilator, switched from lx2 to fst and fixed cpu clock frequency calculation 2023-03-05 00:10:55 +00:00
Makefile Added support for Verilator! 2023-03-04 08:37:43 +00:00
README.md Updated README.md about verilator 2023-03-05 06:37:07 +00:00

README.md

9086 logo

A CPU that aims to be binary compatible with the 8086 and with as many optimisations as possible

Progress

  • Executing code
  • Is Turing complete
  • Can boot up MS-DOS / FreeDOS
  • Is completely binary compatible
  • Is pipelined
  • Is Out of Order
  • Is superscalar
  • Has been successfully synthesized

Simulating it

Both Verilator and Icarus Verilog can be used for simulation. You can select which one you want with the SIM variable on common.mk Specifically this list shows the software needed and the versions used during development

  • Icarus Verilog version 11.0 (stable) OR (preferred) Verilator 5.006
  • bin86 : 0.16.21
  • GNU Make : 4.4.1
  • xxd : 2022-01-14
  • GNU coreutils : 9.1

After that you can run make on the top level directory and it should build everything and start the simulation

License

All parts of this project are licensed under the GNU General Public License version 3 or later