Commit Graph

Select branches

Hide Pull Requests

master

v0.1.x

v0.1.0

v0.1.1

v0.1.2

v0.2.0

Mono Color

• c3a2f5eb01 Added primitive decode stage, improved state handling and fixed CIR register (Tim) Efthimis Kritikos 2023-02-09 14:46:21 +0000
• 76572a39ad Fix documentation (Tim) Efthimis Kritikos 2023-02-09 09:43:13 +0000
• 5371caa3bb Implemented a basic Instruction Fetch stage and added some examples in the 8086 doc (Tim) Efthimis Kritikos 2023-02-08 23:59:06 +0000
• 08bf5d3031 Cleaned up and added opcode examples in the 8086 doc (Tim) Efthimis Kritikos 2023-02-08 23:04:55 +0000
• eefea44673 Removed erroneous backup file (Tim) Efthimis Kritikos 2023-02-08 20:55:49 +0000
• 361d98b7e6 Added some documentation for the 8086 opcodes (Tim) Efthimis Kritikos 2023-02-08 20:51:56 +0000
• 139ec3c0c0 Standardised indentation (Tim) Efthimis Kritikos 2023-02-08 12:07:42 +0000
• 61a403271c Added ROM, address and data buses and primitive program counter (Tim) Efthimis Kritikos 2023-02-08 11:57:22 +0000
• bc2ef977d8 Improved state logic (Tim) Efthimis Kritikos 2023-02-08 09:36:32 +0000
• f9393cb69f Basic start for the control block (Tim) Efthymios Kritikos 2023-02-08 09:18:00 +0000
• f94a0e9bb3 Initial commit (Tim) Efthimis Kritikos 2023-02-08 08:38:10 +0000