edits
This commit is contained in:
parent
80a323118b
commit
54233baa70
1
test.md
1
test.md
@ -21,7 +21,6 @@ A CPU that aims to be binary compatible with the 8086 ISA, focused on optimisati
|
||||
|
||||
### Simulating it
|
||||
Both Verilator and Icarus Verilog can be used for simulation. You can select which one you want with the SIM variable on [./common.mk](./common.mk).
|
||||
|
||||
This list shows the software needed and the versions used during development
|
||||
|
||||
* Icarus Verilog : version 12.0 OR **(preferred)** Verilator : 5.016
|
||||
|
Loading…
Reference in New Issue
Block a user