COMS30046_2022_TB-2_playground/verilog_iverilog/clock/Makefile

19 lines
255 B
Makefile
Raw Normal View History

2023-02-07 17:52:02 +00:00
SOURCES=clock.v clock-tb.v
VPP=clock.vpp
.PHONY: run
run: ${VPP}
vvp ${VPP}
.PHONY: wave
wave: ${VPP}
vvp ${VPP} -lxt2
gtkwave test.lx2 gtkwave_savefile.gtkw
${VPP} : ${SOURCES}
iverilog -g2012 $^ -o $@
.PHONY: clean
clean:
rm -f ${VPP} test.lx2