COMS30046_2022_TB-2_playground/verilog_iverilog/clock/Makefile

19 lines
255 B
Makefile
Raw Permalink Normal View History

2023-02-07 17:52:02 +00:00
SOURCES=clock.v clock-tb.v
2023-02-07 17:58:07 +00:00
VVP=clock.vvp
2023-02-07 17:52:02 +00:00
.PHONY: run
2023-02-07 17:58:07 +00:00
run: ${VVP}
vvp ${VVP}
2023-02-07 17:52:02 +00:00
.PHONY: wave
2023-02-07 17:58:07 +00:00
wave: ${VVP}
vvp ${VVP} -lxt2
2023-02-07 17:52:02 +00:00
gtkwave test.lx2 gtkwave_savefile.gtkw
2023-02-07 17:58:07 +00:00
${VVP} : ${SOURCES}
2023-02-07 17:52:02 +00:00
iverilog -g2012 $^ -o $@
.PHONY: clean
clean:
2023-02-07 17:58:07 +00:00
rm -f ${VVP} test.lx2