diff --git a/Makefile b/Makefile
index 69180e2..f49664b 100644
--- a/Makefile
+++ b/Makefile
@@ -48,5 +48,5 @@ clean:
 	${Q}make ${MAKEOPTS} -C system clean
 	${Q}make ${MAKEOPTS} -C boot_code clean
 
-upload: boot_code/gnome_sort.txt
+upload: boot_code/brainfuck_compiled.txt
 	make -C system upload
diff --git a/boot_code/brainfuck_mandelbrot.fst.hier b/boot_code/brainfuck_mandelbrot.fst.hier
new file mode 100644
index 0000000..f89c73c
Binary files /dev/null and b/boot_code/brainfuck_mandelbrot.fst.hier differ
diff --git a/system/Makefile b/system/Makefile
index fc65db4..bb4750e 100644
--- a/system/Makefile
+++ b/system/Makefile
@@ -75,9 +75,9 @@ simplified_ucode.txt:ucode.txt
 	${Q}tr 'x' '0' < $^ | sed 's@//.*@@' | grep ^@ |sort | sed 's/.* .//;s/ $$//' | tr -d _ > $@
 
 #TODO: we are relying on yosys to trim the input program txt file and hope its enough for the whole program...
-synth_ecp5.json: ${SOURCES} ${TOP_LEVEL_SOURCE} fpga_config/${FPGA_BOARD}/fpga_top.v ${EXTRA_SYNTHESIS_SOURCES} ${INCLUDES} ../boot_code/gnome_sort.txt simplified_ucode.txt
+synth_ecp5.json: ${SOURCES} ${TOP_LEVEL_SOURCE} fpga_config/${FPGA_BOARD}/fpga_top.v ${EXTRA_SYNTHESIS_SOURCES} ${INCLUDES} ../boot_code/brainfuck_compiled.txt simplified_ucode.txt
 	${QUIET_YOSYS}
-	${Q} yosys -q -D BUILTIN_RAM=512 -D NOT_FULL -p 'read -sv '"${SOURCES} ${TOP_LEVEL_SOURCE} fpga_config/${FPGA_BOARD}/fpga_top.v ${EXTRA_SYNTHESIS_SOURCES} ; synth_ecp5 -json $@ -top fpga_top"
+	${Q} yosys -q -D BUILTIN_RAM=2048 -D NOT_FULL -p 'read -sv '"${SOURCES} ${TOP_LEVEL_SOURCE} fpga_config/${FPGA_BOARD}/fpga_top.v ${EXTRA_SYNTHESIS_SOURCES} ; synth_ecp5 -json $@ -top fpga_top"
 
 synth_ecp5_out.config:synth_ecp5.json
 	${QUIET_NEXTPNR}
diff --git a/system/fpga_config/OrangeCrab_r0.2.1/fpga_top.v b/system/fpga_config/OrangeCrab_r0.2.1/fpga_top.v
index 53bd6bd..f759aa3 100644
--- a/system/fpga_config/OrangeCrab_r0.2.1/fpga_top.v
+++ b/system/fpga_config/OrangeCrab_r0.2.1/fpga_top.v
@@ -39,8 +39,9 @@ wire [19:0] address_bus;
 wire [15:0] data_bus_read,data_bus_write;
 wire rd,wr,BHE,IOMEM;
 
+
 system system(
-	/*     MISC    */ counter[7],reset
+	/*     MISC    */ counter[9],reset
 	/* MEMORY / IO */ ,address_bus,data_bus_read,data_bus_write,BHE,rd,wr,IOMEM,HALT,ERROR
 );
 
diff --git a/system/memory.v b/system/memory.v
index e80d7a6..e351325 100644
--- a/system/memory.v
+++ b/system/memory.v
@@ -34,7 +34,7 @@ initial begin
 	$readmemh(boot_code, memory,0,`BUILTIN_RAM-1);
 `else
 	//TODO: don't have it hard coded
-	$readmemh("../boot_code/gnome_sort.txt", memory,0,`BUILTIN_RAM-1);
+	$readmemh("../boot_code/brainfuck_compiled.txt", memory,0,`BUILTIN_RAM-1);
 `endif
 
 `ifdef NOT_FULL
diff --git a/system/peripherals/ascii_to_HD44780_driver.v b/system/peripherals/ascii_to_HD44780_driver.v
index f1e6ea7..e176c67 100644
--- a/system/peripherals/ascii_to_HD44780_driver.v
+++ b/system/peripherals/ascii_to_HD44780_driver.v
@@ -68,6 +68,8 @@ reg [5:0]col=0;
 
 reg [7:0] driver_state =0;
 
+reg next_line;
+
 always @(posedge clock,negedge rst_n) begin
 	if(rst_n==0)begin
 		in_data_ready<=0;
@@ -102,11 +104,26 @@ always @(posedge clock,negedge rst_n) begin
 							cmd_data<=1'b0;
 							data_write_wait_counter<=6'd50;
 							driver_state<=8'd2;
+							next_line<=1;
 						end else if(data_write_req==1)begin
-							cmd_data<=1'b1;
-							print_data<=in_ascii_data;
+							if(in_ascii_data==8'h0a)begin
+								data<=4'hf;
+								cmd_data<=1'b0;
+								write_req<=1'b1;
+								driver_state<=8'd2;
+								next_line<=1;
+							end else if(in_ascii_data==8'h0d)begin
+								data<=4'hf;
+								cmd_data<=1'b0;
+								write_req<=1'b1;
+								driver_state<=8'd2;
+								next_line<=0;
+							end else begin
+								cmd_data<=1'b1;
+								print_data<=in_ascii_data;
+								driver_state<=8'd9;
+							end
 							in_data_ready<=0;
-							driver_state<=8'd9;
 						end else begin
 							in_data_ready<=1;
 						end
@@ -148,12 +165,21 @@ always @(posedge clock,negedge rst_n) begin
 						driver_state<=8'd6;
 				end
 				8'd6:begin
-					case(line)
-						2'd0: data<=4'hC;
-						2'd1: data<=4'h9;
-						2'd2: data<=4'hD;
-						2'd3: data<=4'hD;
-					endcase
+					if(next_line)begin
+						case(line)
+							2'd0: data<=4'hC;
+							2'd1: data<=4'h9;
+							2'd2: data<=4'hD;
+							2'd3: data<=4'hD;
+						endcase
+					end else begin
+						case(line)
+							2'd0: data<=4'h0;
+							2'd1: data<=4'hC;
+							2'd2: data<=4'h9;
+							2'd3: data<=4'hD;
+						endcase
+					end
 					data_write_wait_counter<=6'd50;
 					if(!done_writing)begin
 						driver_state<=8'd7;
@@ -166,24 +192,35 @@ always @(posedge clock,negedge rst_n) begin
 						driver_state<=8'd8;
 				end
 				8'd8:begin
-					case(line)
-						2'd0: begin data<=4'h0; ; end
-						2'd1: begin data<=4'h4; ; end
-						2'd2: begin data<=4'h4; ; end
-						2'd3: begin data<=4'h4; ; end
-					endcase
+					if(next_line)begin
+						case(line)
+							2'd0: begin data<=4'h0; ; end
+							2'd1: begin data<=4'h4; ; end
+							2'd2: begin data<=4'h4; ; end
+							2'd3: begin data<=4'h4; ; end
+						endcase
+					end else begin
+						case(line)
+							2'd0: begin data<=4'h0; ; end
+							2'd1: begin data<=4'h0; ; end
+							2'd2: begin data<=4'h4; ; end
+							2'd3: begin data<=4'h4; ; end
+						endcase
+					end
 					cmd_data<=1'b0;
 					data_write_wait_counter<=6'd50;
 					if(!done_writing)begin
 						driver_state<=8'd0;
 						col<=0;
 						write_req<=1'b0;
-						case(line)
-							2'd0: begin  line<=1; end
-							2'd1: begin  line<=2; end
-							2'd2: begin  line<=3; end
-							2'd3: begin  line<=3; end
-						endcase
+						if(next_line)begin
+							case(line)
+								2'd0: begin  line<=1; end
+								2'd1: begin  line<=2; end
+								2'd2: begin  line<=3; end
+								2'd3: begin  line<=3; end
+							endcase
+						end
 					end else
 						write_req<=1'b1;
 				end